 
Mentor Graphics
View Technical Publication Library
| |
-
overview
-
Boundary-Scan Tutorial
Since its introduction as an industry standard in 1990, boundary-scan (also known as JTAG) has enjoyed growing popularity for board level manufacturing test applications.
Boundary-scan has rapidly become the technology of choice for building reliable high technology electronic products with a high degree of testability.
Due to the low-cost and IC level access capabilities of boundary-scan, its use has expanded beyond traditional board test...
preview:
http://www.corelis.com
-
overview
-
Built-in self-test (BIST) @ Wikipedia
A built-in self-test (BIST) mechanism within an integrated circuit (IC) is a function that verifies all or a portion of the internal functionality of the IC. For example, a BIST mechanism is provided in advanced fieldbus systems to verify functionality.
At a high level this can be viewed similar to the PC BIOS's Power-On Self-Test (POST) that performs a self-test of the RAM and buses on power-up.Alternative definition can be Built-in Self...
preview:
http://en.wikipedia.org
-
overview
-
Design For Test @ Wikipedia
Design for Test (aka 'Design for Testability' or 'DFT') is a name for design techniques that add certain testability features to a microelectronic hardware product design.
The premise of the added features is that they make it easier to develop and apply manufacturing tests for the designed hardware.
The purpose of manufacturing tests is to validate that the product hardware contains no defects that could adversely affect the product’s...
preview:
http://en.wikipedia.org
 |
-
overview
-
Joint Test Action Group (JTAG) @ Wikipedia
Joint Test Action Group (JTAG) is the usual name used for the IEEE 1149.1 standard entitled Standard Test Access Port and Boundary-Scan Architecture for test access ports used for testing printed circuit boards using boundary scan.
JTAG was an industry group formed in 1985 to develop a method to test populated circuit boards after manufacture.
At the time, multi-layer boards and non-lead-frame ICs were becoming standard and making...
preview:
http://en.wikipedia.org
-
showcase
-
Calibre nmDRC
The industry standard for design rule checking.
preview:
http://www.mentor.com
-
showcase
-
Calibre nmLVS
Industry standard physical verification tool for layout versus schematic.
preview:
http://www.mentor.com
-
showcase
-
Pinnacle
Pinnacle suite provides a high performance, highly scalable design-for-variability implementation solution for the largest Nanometer ICs.
preview:
http://www.mentor.com
 |
