 
60% Savings on SHARC Processor Development Tools
For a limited time, you can purchase a SHARC development tools bundle at a 60% savings.
The bundle includes VisualDSP++ Development Software and the High Performance USB-based Emulator.
Click
here
for purchasing details.
| |
-
archive
-
Agility DSP, FPGA and Algorithms White Papers
How to move design algorihtms to the FPGA by Larry Melling, Electronics Weekly, September 2, 2008 MATLAB to C using MCS: Advanced topics by Marc Barberis, DSP DesignLine, August 24 2008 Background subtraction, part 1: MATLAB models Background subtraction, part 2: MATLAB to C using MCS by Seth Benton, DSP DesignLine, August 10, 2008 & August 17, 2008 Allocating memory in MATLAB-to-C code by Robert Yu, Embedded Systems Design...
preview:
http://www.agilityds.com
-
archive
-
DSP Algorithms Papers
Adaptive 3D Sound Systems, by Dr. John Garas.
Kluwer academic publisher, 2000.
Adaptive Filtering Approach to Multichannel Audio Reproduction Systems.
Warped Linear Time Invariant Systems and Their Application in Audio Signal Processing.
Time/Pitch Scaling Using the Constant-Q Phase Vocoder.
preview:
http://www.dspalgorithms.com
-
archive
-
VOCAL White Papers (Archive)
Archive of papers on Algorithms - G.gen.bis: G.dmt.bis: G.lite.bis: Does it make sense a G.992.1.bis and G.992.2.bis without advance coding? May 2001 ABSTRACT: This contribution presents discussion about if it makes sense to have a new recommendation without the advance coding improvement.
This paper is in the same line that previous document AB-076 and also consider previous document IC-089.
preview:
http://www.vocal.com
-
webinar
-
ESL Synthesis Techniques For DSP Algorithms
Implementing DSP algorithms into silicon is a specialty which requires both high-level modeling, an understanding of quantization behavior, and detailed system logic design skills in Verilog or VHDL.
Finding the optimal implementation usually involves parallelization and serialization architecture tradeoffs and will be highly dependent on the available resources, speed, and architecture of the technology.
This presentation introduces some...
preview:
https://event.on24.com
date: 1/18/2008
-
webinar
-
Smart' TDDB Algorithm for Investigating Degradation in High-k Gate Stacks Under Constant ...
A new 'smart' algorithm is developed for automatic monitoring of gate dielectric during Constant Voltage Sweep stressing with interlaced characterization using Stress Induced Leakage Current (SILC). In this approach, SILC data is collected automatically based on changes in measured stress current, and/or time intervals.
This fully automated test was implemented using the Keithley 2600 Series SourceMeter, and applied to study degradation of...
preview:
https://event.on24.com
date: 1/29/2008
-
webinar
-
Turning Algorithms into Products - A Webinar for High Performance Image Processing Embedded Sys Dev
Agility presents a webinar on rapid implementation of image processing algorithmic models into software and hardware for embedded systems.
In this webinar you will learn how to use high-level synthesis tools to transfer MATLAB code into C software, and C algorithms into FPGA hardware, and how to implement prototypes on image processing platform.
preview:
http://www.iian.ibeam.com
date: 8/19/2008
 |
