60% Savings on SHARC Processor Development Tools
For a limited time, you can purchase a SHARC development tools bundle at a 60% savings. The bundle includes VisualDSP++ Development Software and the High Performance USB-based Emulator. Click here for purchasing details.

Virtualization - FREE White Paper Download

paper    

A Method for Designing Low-Pass FIR Digital Filters
A class of finite-impulse-response (FIR) digital filters has been developed to perform certain frequency-limiting, decimation, and differentiation (with respect to time) functions on a time series of data samples. The method is implemented by use of design equations that contain parameters that can be adjusted to obtain the desired functionality while limiting such undesired effects as aliasing and gain ripple. The original application is...
preview: http://www.nasatech.com   date: 3/1/2000

paper    

Design of a FIR filter using a FPGA
A modification of the filter design described in Arcetri Technical Report N 5/2002 is presented. The overall structure is similar, but the the digital local oscillator is moved after the first filter and after the frequency decimation. With this modification the design proposed here presents some advantage in terms of gate usage and spectral dynamic range.
preview: http://www.arcetri.astro.it   date: 3/1/2003

paper    

Digital Filtering Alternatives for Embedded Designs
Whether it’s filtering out 60 Hz noise sources or looking for a signature in a certain frequency band, signal processing and filtering applications are abundant and easier than ever to implement with the right tools. How does the embedded micro-controller designer decide the best path to take when tackling his filtering problem (with the least amount of pain)? This paper will provide the necessary guidance to select the best approach for a...
preview: http://www.quickfiltertech.com   date: 9/2/2006

paper    

FIR Filter Fits in an FPGA using a Bit Serial Approach
In this paper, I have shown that it is possible to pack a relatively complex digital signal processing function into an FPGA by using bit serial structures. The cost of bit serial architectures in terms of more clock cycles can be offset to some degree by the shorter delay paths between pipeline registers. The resulting design is fast enough for many applications where a bit serial process may not have been considered.
preview: http://www.andraka.com  

repository    

FIR and IIR Filter Design Algorithms
Several Matlab programs are available for the design of digital filters by several different approaches. After down loading the software, move the program file to a new, empty directory. Then uncompress the file using the unix command 'uncompress' (e.g., 'uncompress butter.tar.Z') and unpack the archive using the UNIX command 'tar' (e.g., 'tar xvf butter.tar').
preview: http://www.dsp.rice.edu  

personal page    

Neil's Digital Filter Page
Neil Barnes' site for download of his shareware progras for digital filter design/analysis and implementation as well as various DLL's and DOS utilities. A list of hot links is also provided.
preview: http://easyweb.easynet.co.uk  

webinar    

Simplify and Reduce Active Filter Design Time
The success or failure of a system design, relies on proper signal conditioning in the signal path. Understanding and implementing the correct filtering to achieve the optimum trade-off in characteristics such as rolloff, pass band flatness, and stability, are of paramount importance. In this fast-paced webinar, our analog experts will take you through the process of designing a low pass, and high pass active filter. Filter theory and...
preview: http://www.techonline.com   date: 12/17/2008